Explore
InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links
Robert Elvis Makon
2006
0 Ungluers have
Faved this Work
Login to Fave
In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s.
This book is included in DOAB.
Why read this book? Have your say.
You must be logged in to comment.
Rights Information
Are you the author or publisher of this work? If so, you can claim it as yours by registering as an Unglue.it rights holder.Downloads
This work has been downloaded 23 times via unglue.it ebook links.
- 23 - pdf (CC BY-NC-ND) at Unglue.it.
Keywords
- Clock and data recovery
- InP DHBT
- Optical link
- Phase detector
- phase-locked loop
Links
DOI: 10.5445/KSP/1000004568Editions