Explore
Network-on-Chip
0 Ungluers have
Faved this Work
Login to Fave
Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.
This book is included in DOAB.
Why read this book? Have your say.
You must be logged in to comment.
Rights Information
Are you the author or publisher of this work? If so, you can claim it as yours by registering as an Unglue.it rights holder.Downloads
This work has been downloaded 21 times via unglue.it ebook links.
- 9 - pdf (CC BY) at Unglue.it.
- 12 - pdf (CC BY) at mts.intechopen.com.
Keywords
- Circuits & components
Links
DOI: 10.5772/intechopen.91110Editions